Ajout de la communication et envoi des valeurs des joystick et boutons par i2c
This commit is contained in:
Club robotique de Riom
commit
6ac3a83c4e
@ -12,15 +12,18 @@ pico_sdk_init()
|
||||
|
||||
add_executable(Mon_Projet
|
||||
main.c
|
||||
i2c_maitre.c
|
||||
i2c_slave.c
|
||||
communication.c
|
||||
)
|
||||
|
||||
target_include_directories(Mon_Projet PRIVATE Mon_Projet_ULD_API/inc/)
|
||||
|
||||
target_link_libraries(Mon_Projet
|
||||
hardware_i2c
|
||||
hardware_uart
|
||||
hardware_pwm
|
||||
hardware_adc
|
||||
hardware_pwm
|
||||
hardware_uart
|
||||
pico_stdlib
|
||||
pico_multicore
|
||||
)
|
||||
|
||||
107
communication.c
Normal file
107
communication.c
Normal file
@ -0,0 +1,107 @@
|
||||
/*****
|
||||
*
|
||||
* Le principe est que la télécommande soit l'esclave I2C
|
||||
* Pour envoyer un message, on charge le message à l'adresse 0 de la "mémoire" pour l'i2c
|
||||
*
|
||||
* Pour lire le message, le robot interroge la télécommande, et demande le contenu à partir de l'adresse 0 de la mémoire.
|
||||
* Ainsi, en cas d'échec de la communication, le robot détectera une manette débranchée.
|
||||
* Par défaut, la fonction lit 255 caractères.
|
||||
*
|
||||
* Copyright (c) 2024 - Club robotique de Riom
|
||||
*
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
#include "i2c_fifo.h"
|
||||
#include "i2c_slave.h"
|
||||
#include "i2c_maitre.h"
|
||||
#include "string.h"
|
||||
|
||||
|
||||
/// DEBUT DE LA CONFIGURATION de L'I2C
|
||||
|
||||
#define I2C0_SDA_PIN 16
|
||||
#define I2C0_SCL_PIN 17
|
||||
|
||||
#define I2C_SLAVE_ADDRESS 0x17
|
||||
|
||||
static const uint I2C_SLAVE_SDA_PIN = I2C0_SDA_PIN;
|
||||
static const uint I2C_SLAVE_SCL_PIN = I2C0_SCL_PIN;
|
||||
|
||||
// The slave implements a 256 byte memory. To write a series of bytes, the master first
|
||||
// writes the memory address, followed by the data. The address is automatically incremented
|
||||
// for each byte transferred, looping back to 0 upon reaching the end. Reading is done
|
||||
// sequentially from the current memory address.
|
||||
static struct
|
||||
{
|
||||
uint8_t mem[256];
|
||||
uint8_t mem_address;
|
||||
bool mem_address_written;
|
||||
} context;
|
||||
|
||||
// Our handler is called from the I2C ISR, so it must complete quickly. Blocking calls /
|
||||
// printing to stdio may interfere with interrupt handling.
|
||||
static void i2c_slave_handler(i2c_inst_t *i2c, i2c_slave_event_t event) {
|
||||
switch (event) {
|
||||
case I2C_SLAVE_RECEIVE: // master has written some data
|
||||
if (!context.mem_address_written) {
|
||||
// writes always start with the memory address
|
||||
context.mem_address = i2c_read_byte(i2c);
|
||||
context.mem_address_written = true;
|
||||
} else {
|
||||
// save into memory
|
||||
context.mem[context.mem_address] = i2c_read_byte(i2c);
|
||||
context.mem_address++;
|
||||
}
|
||||
break;
|
||||
case I2C_SLAVE_REQUEST: // master is requesting data
|
||||
// load from memory
|
||||
i2c_write_byte(i2c, context.mem[context.mem_address]);
|
||||
context.mem_address++;
|
||||
break;
|
||||
case I2C_SLAVE_FINISH: // master has signalled Stop / Restart
|
||||
context.mem_address_written = false;
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
void i2c_set_slave_mode_perso(i2c_inst_t *i2c, uint8_t addr) {
|
||||
i2c->hw->enable = 0;
|
||||
|
||||
//while( !(i2c->hw->enable_status & 0x1) );
|
||||
|
||||
i2c->hw->sar = addr;
|
||||
i2c->hw->con = 0;
|
||||
|
||||
i2c->hw->enable = 1;
|
||||
}
|
||||
|
||||
static void setup_slave() {
|
||||
gpio_init(I2C_SLAVE_SDA_PIN);
|
||||
gpio_set_function(I2C_SLAVE_SDA_PIN, GPIO_FUNC_I2C);
|
||||
gpio_pull_up(I2C_SLAVE_SDA_PIN);
|
||||
|
||||
gpio_init(I2C_SLAVE_SCL_PIN);
|
||||
gpio_set_function(I2C_SLAVE_SCL_PIN, GPIO_FUNC_I2C);
|
||||
gpio_pull_up(I2C_SLAVE_SCL_PIN);
|
||||
|
||||
i2c_slave_init(i2c0, I2C_SLAVE_ADDRESS, &i2c_slave_handler);
|
||||
}
|
||||
/// FIN DE LA CONFIGURATION de L'I2C
|
||||
|
||||
|
||||
void communication_init(void){
|
||||
setup_slave();
|
||||
i2c_maitre_init();
|
||||
}
|
||||
|
||||
void communication_envoyer_message(unsigned char * message, unsigned int message_length){
|
||||
memcpy(context.mem, message, message_length);
|
||||
}
|
||||
|
||||
int communication_lire_message(unsigned char * message){
|
||||
i2c_lire_registre(I2C_SLAVE_ADDRESS, 0, message, 255);
|
||||
|
||||
}
|
||||
5
communication.h
Normal file
5
communication.h
Normal file
@ -0,0 +1,5 @@
|
||||
#include "i2c_maitre.h"
|
||||
|
||||
void communication_init(void);
|
||||
void communication_envoyer_message(unsigned char * message, unsigned int message_length);
|
||||
enum i2c_resultat_t communication_lire_message(unsigned char * message);
|
||||
53
i2c_fifo.h
Normal file
53
i2c_fifo.h
Normal file
@ -0,0 +1,53 @@
|
||||
/*
|
||||
* Copyright (c) 2021 Valentin Milea <valentin.milea@gmail.com>
|
||||
*
|
||||
* SPDX-License-Identifier: MIT
|
||||
*/
|
||||
|
||||
#ifndef _I2C_FIFO_H_
|
||||
#define _I2C_FIFO_H_
|
||||
|
||||
#include <hardware/i2c.h>
|
||||
|
||||
#ifdef __cplusplus
|
||||
extern "C" {
|
||||
#endif
|
||||
|
||||
/** \file i2c_fifo.h
|
||||
*
|
||||
* \brief I2C non-blocking r/w.
|
||||
*/
|
||||
|
||||
/**
|
||||
* \brief Pop a byte from I2C Rx FIFO.
|
||||
*
|
||||
* This function is non-blocking and assumes the Rx FIFO isn't empty.
|
||||
*
|
||||
* \param i2c I2C instance.
|
||||
* \return uint8_t Byte value.
|
||||
*/
|
||||
static inline uint8_t i2c_read_byte(i2c_inst_t *i2c) {
|
||||
i2c_hw_t *hw = i2c_get_hw(i2c);
|
||||
assert(hw->status & I2C_IC_STATUS_RFNE_BITS); // Rx FIFO must not be empty
|
||||
return (uint8_t)hw->data_cmd;
|
||||
}
|
||||
|
||||
/**
|
||||
* \brief Push a byte into I2C Tx FIFO.
|
||||
*
|
||||
* This function is non-blocking and assumes the Tx FIFO isn't full.
|
||||
*
|
||||
* \param i2c I2C instance.
|
||||
* \param value Byte value.
|
||||
*/
|
||||
static inline void i2c_write_byte(i2c_inst_t *i2c, uint8_t value) {
|
||||
i2c_hw_t *hw = i2c_get_hw(i2c);
|
||||
assert(hw->status & I2C_IC_STATUS_TFNF_BITS); // Tx FIFO must not be full
|
||||
hw->data_cmd = value;
|
||||
}
|
||||
|
||||
#ifdef __cplusplus
|
||||
}
|
||||
#endif
|
||||
|
||||
#endif // _I2C_FIFO_H_
|
||||
281
i2c_maitre.c
Normal file
281
i2c_maitre.c
Normal file
@ -0,0 +1,281 @@
|
||||
#include "i2c_maitre.h"
|
||||
#include "hardware/gpio.h"
|
||||
#include "hardware/i2c.h"
|
||||
#include "pico/stdlib.h"
|
||||
#include <stdio.h>
|
||||
|
||||
#define I2C1_SDA_PIN 18
|
||||
#define I2C1_SCL_PIN 19
|
||||
|
||||
#define I2C_NB_MAX_TAMPON 20
|
||||
|
||||
enum i2c_statu_t{
|
||||
I2C_STATU_LIBRE,
|
||||
I2C_STATU_OCCUPE
|
||||
} i2c_statu_i2c1;
|
||||
|
||||
uint16_t I2C_tampon_envoi[I2C_NB_MAX_TAMPON];
|
||||
uint8_t I2C_tampon_reception[I2C_NB_MAX_TAMPON];
|
||||
uint16_t I2C_nb_a_envoyer, I2C_nb_a_recevoir;
|
||||
uint8_t adresse_7_bits;
|
||||
uint32_t i2c_error_code; // value of i2c->hw->tx_abrt_source if anything wrong happen, 0 if everything was fine.
|
||||
|
||||
enum transaction_statu_t{
|
||||
TRANSACTION_EN_COURS,
|
||||
TRANSACTION_TERMINEE
|
||||
} statu_emission, statu_reception;
|
||||
|
||||
void i2d_set_adresse_esclave(uint8_t _adresse_7bits);
|
||||
void i2c_charger_tampon_envoi(uint8_t* emission, uint16_t nb_envoi, uint16_t nb_reception);
|
||||
enum i2c_resultat_t i2c_transmission(uint8_t _adresse_7bits, uint8_t* emission, uint16_t nb_envoi, uint16_t nb_reception);
|
||||
|
||||
void i2c_maitre_init(void){
|
||||
//stdio_init_all();
|
||||
i2c_init(i2c1, 100 * 1000);
|
||||
|
||||
printf("Initialisation des broches\n");
|
||||
for(int i=0; i++; i<=28){
|
||||
if(gpio_get_function(i) == GPIO_FUNC_I2C){
|
||||
printf("Borche I2C : %d\n", i);
|
||||
gpio_set_function(i, GPIO_FUNC_NULL);
|
||||
}
|
||||
}
|
||||
|
||||
printf("%d et %d en I2C\n", I2C1_SDA_PIN, I2C1_SCL_PIN);
|
||||
gpio_set_function(I2C1_SDA_PIN, GPIO_FUNC_I2C);
|
||||
gpio_set_function(I2C1_SCL_PIN, GPIO_FUNC_I2C);
|
||||
gpio_pull_up(I2C1_SDA_PIN);
|
||||
gpio_pull_up(I2C1_SCL_PIN);
|
||||
|
||||
i2c_statu_i2c1 = I2C_STATU_LIBRE;
|
||||
}
|
||||
|
||||
/// @brief Fonction à appeler régulièrement ou en interruption.
|
||||
/// @param i2c
|
||||
void i2c_gestion(i2c_inst_t *i2c){
|
||||
// on veut gérer l'i2c avec cette fonction.
|
||||
// 2 cas :
|
||||
// - Soit écriture simple (plusieurs octets (W))
|
||||
// - Soit écriture + lecture (Adresse (W), registre (W), données (R))
|
||||
// Pour écrire 1 octet, i2c->hw->data_cmd = xxx, (avec CMD:8 à 0, )
|
||||
// Pour lire 1 octet, i2c->hw->data_cmd = xxx (avec CMD:8 à 1)
|
||||
// Il faut mettre CMD:9 à 1 pour le dernier octet.
|
||||
|
||||
// Envoi des données (ou des demandes de lecture)
|
||||
static uint16_t index_envoi=0, index_reception=0;
|
||||
|
||||
// Acquitement des erreurs, pas 100% fonctionnel ! TODO !
|
||||
if(i2c->hw->tx_abrt_source !=0){
|
||||
// Seule solution trouvée pour réinitialiser l'I2C.
|
||||
char a;
|
||||
i2c_read_blocking(i2c, adresse_7_bits, &a, 1, false);
|
||||
|
||||
I2C_nb_a_envoyer = 0;
|
||||
index_reception = 0;
|
||||
I2C_nb_a_recevoir = 0;
|
||||
statu_emission = TRANSACTION_TERMINEE;
|
||||
statu_reception = TRANSACTION_TERMINEE;
|
||||
i2c_statu_i2c1 = I2C_STATU_LIBRE;
|
||||
}
|
||||
|
||||
while( (index_envoi < I2C_nb_a_envoyer) && (i2c_get_write_available(i2c)) ){
|
||||
bool restart = false;
|
||||
bool last = false;
|
||||
|
||||
if (index_envoi == 0){
|
||||
// Début de l'envoi, assurons nous d'avoir la bonne adresse de l'esclave
|
||||
i2c->hw->enable = 0;
|
||||
i2c->hw->tar = adresse_7_bits;
|
||||
i2c->hw->enable = 1;
|
||||
}else{
|
||||
// Passage de l'écriture à la lecture, on envoie un bit de restart.
|
||||
if( !(I2C_tampon_envoi[index_envoi-1] & I2C_IC_DATA_CMD_CMD_BITS) &&
|
||||
(I2C_tampon_envoi[index_envoi] & I2C_IC_DATA_CMD_CMD_BITS)){
|
||||
restart = true;
|
||||
}
|
||||
}
|
||||
|
||||
if(index_envoi + 1 == I2C_nb_a_envoyer){
|
||||
// Fin de la trame, nous devons envoyer un bit de stop.
|
||||
last = true;
|
||||
}
|
||||
|
||||
i2c->hw->data_cmd =
|
||||
I2C_tampon_envoi[index_envoi] |
|
||||
bool_to_bit(restart) << I2C_IC_DATA_CMD_RESTART_LSB |
|
||||
bool_to_bit(last) << I2C_IC_DATA_CMD_STOP_LSB;
|
||||
|
||||
if(last){
|
||||
statu_emission = TRANSACTION_TERMINEE;
|
||||
index_envoi = 0;
|
||||
I2C_nb_a_envoyer = 0;
|
||||
//printf("I2C emission terminee\n");
|
||||
}else{
|
||||
index_envoi++;
|
||||
}
|
||||
|
||||
}
|
||||
|
||||
// Réception des données - Lecture des données présentes dans le tampon
|
||||
while( (index_reception < I2C_nb_a_recevoir) && (i2c_get_read_available(i2c)) ){
|
||||
I2C_tampon_reception[index_reception] = (uint8_t) i2c->hw->data_cmd;
|
||||
index_reception++;
|
||||
}
|
||||
if(index_reception == I2C_nb_a_recevoir){
|
||||
statu_reception = TRANSACTION_TERMINEE;
|
||||
index_reception = 0;
|
||||
I2C_nb_a_recevoir = 0;
|
||||
}
|
||||
|
||||
if(statu_reception == TRANSACTION_TERMINEE && statu_emission == TRANSACTION_TERMINEE){
|
||||
i2c_statu_i2c1 = I2C_STATU_LIBRE;
|
||||
}
|
||||
|
||||
}
|
||||
|
||||
/// @brief Charge le tampon d'émission pour pré-mâcher le travail à la fonction i2c_gestion
|
||||
/// @param emission
|
||||
/// @param nb_envoi
|
||||
/// @param nb_reception
|
||||
void i2c_charger_tampon_envoi(uint8_t* emission, uint16_t nb_envoi, uint16_t nb_reception){
|
||||
// Données à envoyer
|
||||
for(unsigned int index=0; index<nb_envoi; index++){
|
||||
I2C_tampon_envoi[index] = (uint16_t) emission[index];
|
||||
}
|
||||
// Données à lire
|
||||
for(unsigned int index=0; index<nb_reception; index++){
|
||||
I2C_tampon_envoi[nb_envoi + index] = (uint16_t) 0x0100;
|
||||
}
|
||||
}
|
||||
|
||||
/// @brief Stock l'adresse de l'esclave avec lequel communiquer
|
||||
/// @param _adresse_7bits
|
||||
void i2d_set_adresse_esclave(uint8_t _adresse_7bits){
|
||||
adresse_7_bits =_adresse_7bits;
|
||||
}
|
||||
|
||||
/// @brief Initialise la transmission I2, sur l'i2c1. Une transmission se compose de 2 trames I2C, une pour écrire (Adresse + données), une pour lire
|
||||
/// Si nb_reception = 0, alors la trame pour lire ne sera pas envoyée.
|
||||
/// @param emission : données à envoyer
|
||||
/// @param nb_envoi : nombre de données à envoyer
|
||||
/// @param nb_reception : nombre de données à recevoir
|
||||
/// @return I2C_EN_COURS, I2C_SUCCES ou I2C_ECHEC
|
||||
enum i2c_resultat_t i2c_transmission(uint8_t _adresse_7bits, uint8_t* emission, uint16_t nb_envoi, uint16_t nb_reception){
|
||||
static enum m_statu_t{
|
||||
I2C_STATU_INIT,
|
||||
I2C_STATU_EN_COURS,
|
||||
}m_statu = I2C_STATU_INIT;
|
||||
|
||||
switch(m_statu){
|
||||
case I2C_STATU_INIT:
|
||||
// I2C libre ?
|
||||
if(i2c_statu_i2c1 == I2C_STATU_OCCUPE){
|
||||
return I2C_EN_COURS;
|
||||
}
|
||||
// Alors il est à nous !
|
||||
i2c_statu_i2c1 = I2C_STATU_OCCUPE;
|
||||
statu_emission = TRANSACTION_EN_COURS;
|
||||
statu_reception = TRANSACTION_EN_COURS;
|
||||
i2c_error_code = 0;
|
||||
|
||||
i2d_set_adresse_esclave(_adresse_7bits);
|
||||
|
||||
i2c_charger_tampon_envoi(emission, nb_envoi, nb_reception);
|
||||
// Nous devons envoyer aussi une commande pour chaque octet à recevoir.
|
||||
I2C_nb_a_envoyer = nb_envoi + nb_reception;
|
||||
I2C_nb_a_recevoir = nb_reception;
|
||||
|
||||
// On appelle la fonction gestion pour gagner du temps.
|
||||
i2c_gestion(i2c1);
|
||||
m_statu = I2C_STATU_EN_COURS;
|
||||
break;
|
||||
|
||||
case I2C_STATU_EN_COURS:
|
||||
if(i2c_statu_i2c1 == I2C_STATU_LIBRE){
|
||||
m_statu = I2C_STATU_INIT;
|
||||
if(i2c_error_code){
|
||||
return I2C_ECHEC;
|
||||
}else{
|
||||
return I2C_SUCCES;
|
||||
}
|
||||
|
||||
}
|
||||
break;
|
||||
}
|
||||
return I2C_EN_COURS;
|
||||
}
|
||||
|
||||
/// @brief Lit le registre d'un composant se comportant comme une EPROM I2C.
|
||||
/// @return I2C_SUCCES, I2C_EN_COURS ou I2C_ECHEC
|
||||
enum i2c_resultat_t i2c_lire_registre_nb(uint8_t adresse_7_bits, uint8_t registre, uint8_t * reception, uint8_t len){
|
||||
uint8_t emission[1];
|
||||
emission[0] = registre;
|
||||
enum i2c_resultat_t i2c_resultat;
|
||||
i2c_resultat = i2c_transmission(adresse_7_bits, emission, 1, len);
|
||||
if(i2c_resultat == I2C_SUCCES){
|
||||
for(uint32_t i = 0; i < len; i++){
|
||||
reception[i] = I2C_tampon_reception[i];
|
||||
}
|
||||
return I2C_SUCCES;
|
||||
}else if(i2c_resultat == I2C_ECHEC){
|
||||
return I2C_ECHEC;
|
||||
}
|
||||
return I2C_EN_COURS;
|
||||
}
|
||||
|
||||
/// @brief Initialise une transaction I2C.
|
||||
/// Renvoie I2C_SUCCES si l'intégralité du message est chargé en envoi,
|
||||
/// Renvoie I2C_EN_COURS si la fonction doit encore être appelée pour finir d'envoyer le message
|
||||
/// Renvoie I2C_ECHEC en cas d'erreur I2C.
|
||||
enum i2c_resultat_t i2c_ecrire_registre_nb(uint8_t adresse_7_bits, uint8_t registre, uint8_t * _emission, uint8_t len){
|
||||
uint8_t emission[I2C_NB_MAX_TAMPON];
|
||||
emission[0] = registre;
|
||||
for(uint32_t i = 0; i < len; i++){
|
||||
emission[i+1] = _emission[i];
|
||||
}
|
||||
enum i2c_resultat_t i2c_resultat;
|
||||
return i2c_transmission(adresse_7_bits, emission, 1 + len, 0);
|
||||
|
||||
}
|
||||
|
||||
|
||||
/// @brief Pour l'instant bloquant, mais devrait passer en non bloquant bientôt => Non, voir i2c_lire_registre_nb
|
||||
/// @param adresse_7_bits
|
||||
/// @param
|
||||
/// @return I2C_SUCCES (1) ou I2C_ECHEC (2)
|
||||
int i2c_lire_registre(char adresse_7_bits, char registre, unsigned char * reception, char len){
|
||||
int statu;
|
||||
char emission[1];
|
||||
|
||||
emission[0] = registre;
|
||||
statu = i2c_write_blocking (i2c1, adresse_7_bits, emission, 1, 0);
|
||||
if(statu == PICO_ERROR_GENERIC){
|
||||
printf("I2C - Envoi registre Echec\n");
|
||||
return I2C_ECHEC;
|
||||
}
|
||||
|
||||
statu = i2c_read_blocking (i2c1, adresse_7_bits, reception, len, 0);
|
||||
if(statu == PICO_ERROR_GENERIC){
|
||||
printf("I2C - Lecture registre Echec\n");
|
||||
return I2C_ECHEC;
|
||||
}
|
||||
|
||||
return I2C_SUCCES;
|
||||
}
|
||||
|
||||
int i2c_ecrire_registre(char adresse_7_bits, char registre, char valeur_registre){
|
||||
int statu;
|
||||
char emission[2];
|
||||
|
||||
emission[0] = registre;
|
||||
emission[1] = valeur_registre;
|
||||
statu = i2c_write_blocking (i2c1, adresse_7_bits, emission, 2, 0);
|
||||
if(statu == PICO_ERROR_GENERIC){
|
||||
printf("Erreur ecrire registre\n");
|
||||
return I2C_ECHEC;
|
||||
}
|
||||
|
||||
printf("i2c Registre %x, valeur %x\n", registre, valeur_registre);
|
||||
|
||||
return I2C_SUCCES;
|
||||
}
|
||||
15
i2c_maitre.h
Normal file
15
i2c_maitre.h
Normal file
@ -0,0 +1,15 @@
|
||||
#include "pico/stdlib.h"
|
||||
#include "hardware/i2c.h"
|
||||
|
||||
enum i2c_resultat_t {
|
||||
I2C_EN_COURS,
|
||||
I2C_SUCCES,
|
||||
I2C_ECHEC
|
||||
};
|
||||
|
||||
void i2c_maitre_init(void);
|
||||
void i2c_gestion(i2c_inst_t *i2c);
|
||||
enum i2c_resultat_t i2c_lire_registre_nb(uint8_t adresse_7_bits, uint8_t registre, uint8_t * reception, uint8_t len);
|
||||
enum i2c_resultat_t i2c_ecrire_registre_nb(uint8_t adresse_7_bits, uint8_t registre, uint8_t * _emission, uint8_t len);
|
||||
int i2c_ecrire_registre(char adresse_7_bits, char registre, char valeur_registre);
|
||||
int i2c_lire_registre(char adresse_7_bits, char registre, unsigned char * reception, char len);
|
||||
108
i2c_slave.c
Normal file
108
i2c_slave.c
Normal file
@ -0,0 +1,108 @@
|
||||
/*
|
||||
* Copyright (c) 2021 Valentin Milea <valentin.milea@gmail.com>
|
||||
*
|
||||
* SPDX-License-Identifier: MIT
|
||||
*/
|
||||
|
||||
#include "i2c_slave.h"
|
||||
#include "hardware/irq.h"
|
||||
|
||||
typedef struct i2c_slave_t
|
||||
{
|
||||
i2c_inst_t *i2c;
|
||||
i2c_slave_handler_t handler;
|
||||
bool transfer_in_progress;
|
||||
} i2c_slave_t;
|
||||
|
||||
static i2c_slave_t i2c_slaves[2];
|
||||
|
||||
static inline void finish_transfer(i2c_slave_t *slave) {
|
||||
if (slave->transfer_in_progress) {
|
||||
slave->handler(slave->i2c, I2C_SLAVE_FINISH);
|
||||
slave->transfer_in_progress = false;
|
||||
}
|
||||
}
|
||||
|
||||
static void __not_in_flash_func(i2c_slave_irq_handler)(i2c_slave_t *slave) {
|
||||
i2c_inst_t *i2c = slave->i2c;
|
||||
i2c_hw_t *hw = i2c_get_hw(i2c);
|
||||
|
||||
uint32_t intr_stat = hw->intr_stat;
|
||||
if (intr_stat == 0) {
|
||||
return;
|
||||
}
|
||||
if (intr_stat & I2C_IC_INTR_STAT_R_TX_ABRT_BITS) {
|
||||
hw->clr_tx_abrt;
|
||||
finish_transfer(slave);
|
||||
}
|
||||
if (intr_stat & I2C_IC_INTR_STAT_R_START_DET_BITS) {
|
||||
hw->clr_start_det;
|
||||
finish_transfer(slave);
|
||||
}
|
||||
if (intr_stat & I2C_IC_INTR_STAT_R_STOP_DET_BITS) {
|
||||
hw->clr_stop_det;
|
||||
finish_transfer(slave);
|
||||
}
|
||||
if (intr_stat & I2C_IC_INTR_STAT_R_RX_FULL_BITS) {
|
||||
slave->transfer_in_progress = true;
|
||||
slave->handler(i2c, I2C_SLAVE_RECEIVE);
|
||||
}
|
||||
if (intr_stat & I2C_IC_INTR_STAT_R_RD_REQ_BITS) {
|
||||
hw->clr_rd_req;
|
||||
slave->transfer_in_progress = true;
|
||||
slave->handler(i2c, I2C_SLAVE_REQUEST);
|
||||
}
|
||||
}
|
||||
|
||||
static void __not_in_flash_func(i2c0_slave_irq_handler)() {
|
||||
i2c_slave_irq_handler(&i2c_slaves[0]);
|
||||
}
|
||||
|
||||
static void __not_in_flash_func(i2c1_slave_irq_handler)() {
|
||||
i2c_slave_irq_handler(&i2c_slaves[1]);
|
||||
}
|
||||
|
||||
void i2c_slave_init(i2c_inst_t *i2c, uint8_t address, i2c_slave_handler_t handler) {
|
||||
assert(i2c == i2c0 || i2c == i2c1);
|
||||
assert(handler != NULL);
|
||||
|
||||
uint i2c_index = i2c_hw_index(i2c);
|
||||
i2c_slave_t *slave = &i2c_slaves[i2c_index];
|
||||
slave->i2c = i2c;
|
||||
slave->handler = handler;
|
||||
|
||||
// Note: The I2C slave does clock stretching implicitly after a RD_REQ, while the Tx FIFO is empty.
|
||||
// There is also an option to enable clock stretching while the Rx FIFO is full, but we leave it
|
||||
// disabled since the Rx FIFO should never fill up (unless slave->handler() is way too slow).
|
||||
i2c_set_slave_mode(i2c, true, address);
|
||||
|
||||
i2c_hw_t *hw = i2c_get_hw(i2c);
|
||||
// unmask necessary interrupts
|
||||
hw->intr_mask = I2C_IC_INTR_MASK_M_RX_FULL_BITS | I2C_IC_INTR_MASK_M_RD_REQ_BITS | I2C_IC_RAW_INTR_STAT_TX_ABRT_BITS | I2C_IC_INTR_MASK_M_STOP_DET_BITS | I2C_IC_INTR_MASK_M_START_DET_BITS;
|
||||
|
||||
// enable interrupt for current core
|
||||
uint num = I2C0_IRQ + i2c_index;
|
||||
irq_set_exclusive_handler(num, i2c_index == 0 ? i2c0_slave_irq_handler : i2c1_slave_irq_handler);
|
||||
irq_set_enabled(num, true);
|
||||
}
|
||||
|
||||
void i2c_slave_deinit(i2c_inst_t *i2c) {
|
||||
assert(i2c == i2c0 || i2c == i2c1);
|
||||
|
||||
uint i2c_index = i2c_hw_index(i2c);
|
||||
i2c_slave_t *slave = &i2c_slaves[i2c_index];
|
||||
assert(slave->i2c == i2c); // should be called after i2c_slave_init()
|
||||
|
||||
slave->i2c = NULL;
|
||||
slave->handler = NULL;
|
||||
slave->transfer_in_progress = false;
|
||||
|
||||
uint num = I2C0_IRQ + i2c_index;
|
||||
irq_set_enabled(num, false);
|
||||
irq_remove_handler(num, i2c_index == 0 ? i2c0_slave_irq_handler : i2c1_slave_irq_handler);
|
||||
|
||||
i2c_hw_t *hw = i2c_get_hw(i2c);
|
||||
hw->intr_mask = I2C_IC_INTR_MASK_RESET;
|
||||
|
||||
i2c_set_slave_mode(i2c, false, 0);
|
||||
}
|
||||
66
i2c_slave.h
Normal file
66
i2c_slave.h
Normal file
@ -0,0 +1,66 @@
|
||||
/*
|
||||
* Copyright (c) 2021 Valentin Milea <valentin.milea@gmail.com>
|
||||
*
|
||||
* SPDX-License-Identifier: MIT
|
||||
*/
|
||||
|
||||
#ifndef _I2C_SLAVE_H_
|
||||
#define _I2C_SLAVE_H_
|
||||
|
||||
#include <hardware/i2c.h>
|
||||
#include <pico/stdlib.h>
|
||||
|
||||
#ifdef __cplusplus
|
||||
extern "C" {
|
||||
#endif
|
||||
|
||||
/** \file i2c_slave.h
|
||||
*
|
||||
* \brief I2C slave setup.
|
||||
*/
|
||||
|
||||
/**
|
||||
* \brief I2C slave event types.
|
||||
*/
|
||||
typedef enum i2c_slave_event_t
|
||||
{
|
||||
I2C_SLAVE_RECEIVE, /**< Data from master is available for reading. Slave must read from Rx FIFO. */
|
||||
I2C_SLAVE_REQUEST, /**< Master is requesting data. Slave must write into Tx FIFO. */
|
||||
I2C_SLAVE_FINISH, /**< Master has sent a Stop or Restart signal. Slave may prepare for the next transfer. */
|
||||
} i2c_slave_event_t;
|
||||
|
||||
/**
|
||||
* \brief I2C slave event handler
|
||||
*
|
||||
* The event handler will run from the I2C ISR, so it should return quickly (under 25 us at 400 kb/s).
|
||||
* Avoid blocking inside the handler and split large data transfers across multiple calls for best results.
|
||||
* When sending data to master, up to `i2c_get_write_available()` bytes can be written without blocking.
|
||||
* When receiving data from master, up to `i2c_get_read_available()` bytes can be read without blocking.
|
||||
*
|
||||
* \param i2c Slave I2C instance.
|
||||
* \param event Event type.
|
||||
*/
|
||||
typedef void (*i2c_slave_handler_t)(i2c_inst_t *i2c, i2c_slave_event_t event);
|
||||
|
||||
/**
|
||||
* \brief Configure I2C instance for slave mode.
|
||||
*
|
||||
* \param i2c I2C instance.
|
||||
* \param address 7-bit slave address.
|
||||
* \param handler Called on events from I2C master. It will run from the I2C ISR, on the CPU core
|
||||
* where the slave was initialized.
|
||||
*/
|
||||
void i2c_slave_init(i2c_inst_t *i2c, uint8_t address, i2c_slave_handler_t handler);
|
||||
|
||||
/**
|
||||
* \brief Restore I2C instance to master mode.
|
||||
*
|
||||
* \param i2c I2C instance.
|
||||
*/
|
||||
void i2c_slave_deinit(i2c_inst_t *i2c);
|
||||
|
||||
#ifdef __cplusplus
|
||||
}
|
||||
#endif
|
||||
|
||||
#endif // _I2C_SLAVE_H_
|
||||
72
main.c
72
main.c
@ -3,6 +3,7 @@
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
#include "communication.h"
|
||||
#include "pico/stdlib.h"
|
||||
#include "hardware/pwm.h"
|
||||
#include <stdio.h>
|
||||
@ -12,8 +13,12 @@
|
||||
#define PIN_SENS_A_M1 0
|
||||
#define PIN_SENS_B_M1 1
|
||||
|
||||
uint16_t result1 = 0;
|
||||
uint16_t result0 = 0;
|
||||
int result0, result1;
|
||||
int joystic_clicker;
|
||||
int pince;
|
||||
int ascenceur;
|
||||
|
||||
|
||||
int M1_INITIALISE()
|
||||
{
|
||||
gpio_init(PIN_VITESSE_M1);
|
||||
@ -71,7 +76,7 @@ int AdcRead0()
|
||||
int AdcRead1()
|
||||
{
|
||||
adc_select_input(1);
|
||||
uint16_t resultadc= adc_read();
|
||||
uint16_t resultadc = adc_read();
|
||||
return resultadc;
|
||||
}
|
||||
|
||||
@ -82,8 +87,16 @@ int AdcRead1()
|
||||
|
||||
void main()
|
||||
{
|
||||
char message [256];
|
||||
stdio_init_all();
|
||||
|
||||
// Communication
|
||||
communication_init();
|
||||
|
||||
// Pour envoyer un message
|
||||
// communication_envoyer_message(message, 254);
|
||||
|
||||
|
||||
// CLignottement LED
|
||||
gpio_set_function(LED_VERTE, GPIO_FUNC_PWM);
|
||||
pwm_set_wrap(4, 100);
|
||||
@ -97,20 +110,57 @@ void main()
|
||||
|
||||
while (1)
|
||||
{
|
||||
// Voie Y
|
||||
result0 = AdcRead0();
|
||||
printf(">result:%d\n",result0-2048);
|
||||
|
||||
// Voie X
|
||||
result1 = AdcRead1();
|
||||
printf(">result1:%d\n",result1-2048);
|
||||
printf("test\n",result0);
|
||||
|
||||
message[0] = result1/16;
|
||||
|
||||
// Voie Y
|
||||
result0 = AdcRead0();
|
||||
|
||||
message[1] = result0/16;
|
||||
|
||||
//clic sur le joystic
|
||||
gpio_init(1);
|
||||
gpio_pull_up(1);
|
||||
gpio_set_dir(1, GPIO_IN);
|
||||
joystic_clicker = gpio_get(1);
|
||||
if (!joystic_clicker)
|
||||
{
|
||||
message[2] = result1/16;
|
||||
message[1] = 128;
|
||||
message[0] = 128;
|
||||
}
|
||||
else
|
||||
{
|
||||
message[2] = 128;
|
||||
}
|
||||
|
||||
|
||||
|
||||
//pince
|
||||
gpio_init(2);
|
||||
gpio_set_dir(2, GPIO_IN);
|
||||
gpio_pull_up(2);
|
||||
pince = gpio_get(2);
|
||||
message [3] = pince;
|
||||
|
||||
gpio_init(6);
|
||||
gpio_set_dir(6, GPIO_IN);
|
||||
gpio_pull_up(6);
|
||||
ascenceur = gpio_get(6);
|
||||
message[4] = ascenceur;
|
||||
|
||||
|
||||
printf(">x:%d\n", message[0]);
|
||||
printf(">Y:%d\n", message[1]);
|
||||
printf(">Rz:%d\n", message[2]);
|
||||
printf(">pince:%d\n", message[3]);
|
||||
printf(">ascenceur:%d\n", message[4]);
|
||||
sleep_ms(100);
|
||||
|
||||
communication_envoyer_message(message, 254);
|
||||
}
|
||||
M1_INITIALISE();
|
||||
|
||||
while(1)
|
||||
{
|
||||
M1_AVANCE();
|
||||
|
||||
Loading…
Reference in New Issue
Block a user